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Section 1
I N T R O D U C T I O N
The objective of this program was to continue development of indium
antimonide charge-coupled devices (InSb CCDs) and charge-coupled infrared
imaging devices (CCIRIDs) fabricated in this semiconductor material. The
long-range objective of this effort is to develop a new concept in the 1 - to
5-^m infrared imaging sensors utilizing charge transfer techniques. These
infrared imaging devices are intended for use in future systems for remote
sensing of the earth (from spacecraft and/or aircraft) and other objects in
the solar system, for example, outer planet exploration. Development of
such a technology would lead to the fabrication of 1 - to 5-fim solid-state
imaging devices that would allow significant reductions in sensor power and
weight. In addition, improved performance could be obtained if the arrays
are fabricated to use time delay and integration (TDI) of the infrared signals
on the focal plane. The possibility of achieving TDI in real time, within the
imaging device itself, is an important feature of the technology under develop-
ment and could lower future sensor/spacecraft signal processing complexity.
The development of InSb CCDs began with a previous contract (NAS1-
12087), Charge-Coupled Infrared Imaging Device Feasibility Study, in 1973.
During that contract, the feasibility of an InSb imaging device based on the
CCD principle was established by means of InSb MIS device fabrication and
evaluation and theoretical calculations based on the experimental results.
Also during that contract a mask set was designed for fabrication of four-bit
InSb CCDs and other test devices (designated as the 8580 mask). Fabrication
trials with this mask set were performed which indicated that the dimensional
Charge-Coupled Infrared Imaging Device (CCIRID) Feasibility Study, Final
Report, NASA CR-132383, Contract No. NAS1-12087, December 1973.
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and multilayer requirements of the CCD devices could be achieved with InSb,
although operating devices were not obtained before the end of the program.
The present program continued the work begun in the Feasibility Study
with particular emphasis on the development of a successful InSb CCD
processing procedure and demonstration of charge transfer in such a device.
The principal accomplishments of the project were as follows:
1. A process technology for fabricating the required multilayer MIS
structure on InSb to achieve a CCD device has been demonstrated.
InSb CCD structures with up to six levels (three metallizations
and three insulator layers) have been produced with this new
process capability.
2. Control of the insulator-InSb interface properties has been improved
to yield increased uniformity and repeatability of threshold voltages
and storage times compared to the previous program. MOSFETs
fabricated in InSb have shown field-effect mobilities comparable to
silicon MOS devices, so that surface charge transit times from
gate to gate in an InSb CCD will be equivalent to a silicon CCD of
the same geometry.
3. Subsequent to the achievement of items 1 and 2 above, charge trans-
fer in an InSb CCD was demonstrated with the four-bit, overlapping
gate device on the 8580 mask. Several devices have been operated
as analog shift registers with signal voltages applied to the input
diffusion and appropriately delayed signals observed at the device
output.
4. A new mask set •was designed and procured for the fabrication of a
developmental InSb imaging line sensor (designated the 8582 mask
design), and devices have been fabricated.
5. Analysis of projected device performance and an exemplary earth
surveillance sensor utilizing InSb CCDs in a TDI mode has been
made which shows the potential utility of these indium antimonide
charge transfer devices.
This report is organized as follows. Section 2 describes the device
design on the two experimental mask sets (8580 and 8582), and the bounds on
present InSb processing that led to the design philosophy of these devices.
As will be shown in that section, the 8580 overlapping-gate device uses gate
lengths and other dimensions larger than those found in typical silicon CCDs;
the combination of dimensions, tolerances, and multilayer requirements of
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the mask set were, however, heretofore unproven on InSb, thereby motivating
this conservative first mask design. The subsequent 8582 design incorporates
dimensions more consistent with normal silicon practice.
The development of the device fabrication technology is described in
Section 3. As the program progressed, this aspect of the development
emerged as that most crucial to the success of the project, and as a conse-
quence, more than one-half of the total effort under this contract was
ultimately devoted to the solution of the various structural and processing
problems encountered. Accordingly, the results of the device fabrication
effort are discussed in some detail in Section 3.
Section 4 describes the results of measurements on the f i rs t InSb CCDs
and related test devices. InSb MOSFETs and partial CCD structures were
investigated to determine threshold voltages, f ield-effect mobility, and other
characteristics important to CCD operation. The delineation of a CCD chan-
nel by a field electrode was investigated and a single transfer of charge with
a dual gate-plus-diode structure was observed.
The results of tests to date are presented on full shift register operation
of the 8580 InSb CCDs. The transfer efficiency observed on these devices is
approximately 85% to 90% per transfer at a 5-kHz clock frequency. This low
efficiency is believed to be due in part to the excessively long gates on the
8580 device and the effect of limited potential well depths that can be formed
on the moderately-doped (10 ^ cm" ) substrates used. Both of these defi-
ciencies can and will be improved with the shorter-gate 8582 design and the
use of lower impurity concentration material in future fabrication lots. Cal-
culations indicate that, with the same interface conditions, decreasing the
gate length to 1 mil (25 (J.m) as on the 8582 device is anticipated to increase
the efficiency to 97% per transfer, with better than 99% projected with further
reduction in gate length. A preliminary analysis of InSb CCD transfer eff i-
ciency is given in Section 5.
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Section 6 gives an analysis of projected device performance, and pre-
sents a 3. 6- to 4. 1 -Jim earth remote-sensing application as a vehicle to
demonstrate the potential usefulness of the device. The principle and advan-
tages of TDI are also discussed in this section.
Finally, Section 7 gives conclusions drawn from the contract effort.
The successful demonstration of charge-coupling in InSb represents an
important mile stone in this development, although considerable improvement
in device design and performance is needed before the devices can be utilized
in system applications. With continued development, InSb CCDs will provide
an optimal solution to several types of 1- to 5-um detection problems,
particularly where high signal-to-noise ratios (SNRs), maximum array
uniformity, and low weight and power per signal channel are required —al l
typical requirements for NASA payloads.
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Section 2
I n S b C CD D E S I G N
InSb processing technology is relatively mature when compared to that
of other narrow bandgap semiconductors; however, several limitations do
exist related to CCD fabrication which affected the design of both the 8580
and 8582 masks. It will be helpful to summarize three of these prior to
discussing the actual designs.
DIFFUSIONS
Diffusion and ion-implantation technology is limited relative to the
state of the art in silicon. There are no overriding technical reasons for
this; simply, infrared detector requirements have been largely satisfied over
the past few years by one particular diffusion process, and no need has arisen
to develop others. This diffusion process consists of a p+ cadmium diffusion
into n-type InSb, which produces a low-leakage diode (when the surface is
properly stabilized) suitable for photodiodes and other purposes. The con-
ventional process makes use of a diffusion over the full surface of the wafer,
followed by a photolithographic step to form "mesa" diode structures. Fully
planar diodes (where the wafer is selectively masked during diffusion) have
also been fabricated at SBRC, but yield is appreciably lower than with the
mesa diodes and leakage is higher. P+-n junctions have also been formed by
ion implantation at SBRC and Hughes Research Laboratories, Malibu, on
previous contracts, but leakage currents are again higher than on those pro-
duced by the mesa process. Neither n-on-p nor n+-n diffusions or implanta-
tions have been developed on InSb.
Since a CCD device requires the lowest possible leakage in the input
and output diffusions, it was concluded that the standard p+-n diffused mesa
diode process would be used in the fabrication lots in this program. The
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mesa etch time was shortened to decrease the mesa height to the minimum
value without increasing leakage current. The resulting mesa height is
about 1
CHANNEL STOP
The present unavailability of an n+-n process placed a second limit on
the InSb CCD design, namely this means could not be used to form a channel
stop (diffusion) as typically done in silicon CCDs. To confine the charge to
the channel region, it was elected on both the 8580 and 8582 designs to use a
Channel Stop Metallization (CSM). The CSM is a large buried gate deposited
on top of the gate insulator (thin oxide) and which covers the device surface
except in the CCD channel region. The CSM is in turn insulated with a thick
oxide which supports the bonding pads for the CCD gates.
By appropriately de-biasing the CSM with respect to substrate, the
surface potential in the region surrounding the channel may be independently
controlled; this surface potential should be at all times less than the surface
potential(s) in the channel so that the channel does not spill charge. The CSM
serves a secondary function in controlling the reverse currents of both input
and output diodes. The CSM bias affects both the breakdown and leakage
characteristics of the in/out junctions in accordance with gate -controlled diode
theory.
Although a stepped oxide can also create the required surface potential
difference between the channel and outlying areas, the ratio of surface poten-
tials is fixed dependent on the thickness ratio of the oxide step. It was con-
cluded that the addition of the CSM was worthwhile to obtain maximum
flexibility at this stage of development. Using the CSM, for example, possible
spurious effects in the bonding and the clock line regions can be minimized.
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DIMENSIONAL, AND MULTILAYER CAPABILITY
Prior to this and the previous contract, the state of the art in InSb in-
frared devices was the capability to produce photodiode arrays with, normally,
one insulator and one metal layer used to form expanded leads to the individual
detector elements. Typically, metallization line widths of the expanded leads
on these conventional arrays are no less than 2 mils. Further, the leads on
these detector arrays are not required to cross other metallizations or steps
except the steps of the mesa edges, which on the photodiode structures are
covered with a thick (>1 fim) insulator rather than the thin oxide (<0. 4 fjim)
encountered in the CCD structure. A considerable advance in technology
was required to produce the multilayer CCD device. For example, there
are six metal and insulator layers on the four-phase InSb CCD structure,
to be discussed in more detail in Section 3. Typical dimensions required
in CCD devices are in the submilli-inch range.
8580 FOUR-PHASE CCD
The 8580 mask set was used to process the CCD devices evaluated
during this contract. This mask set produces dice, each containing: a MIS
capacitor, a closed-geometry MOSFET (W/L = 30), a three-phase, four-bit
CCD, and a four-phase, overlapping-gate, four-bit CCD. The latter device
has been successfully fabricated and operated as a shift register.
The four-phase CCD is shown in Figure 2-1. Because of the uncertainty
in line widths and device complexity that could be achieved, as discussed
above, the dimensions of this first device were layed out conservatively, with
a 2-mil minimum metallization width in the gate region. The buried gates
are 2. 5 mils long and the surface gates are 2. 0 mils long, with a nominal
overlap of 0. 25 mil on each edge. The register has a channel 37 mils long
by 8 mils wide, with an input and output diffusion at either end of the channel.
The channel is defined by the CSM, which appears as the large rectangle in
Figure 2-1.
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This device has two input gates, one buried and one surface metal gate,
to provide flexibility for various electrical input schemes. An output gate
(surface metal) serves to screen the output diffusion from the last clocked
gate.
8582 LINEAR IMAGING DEVICE
The 8582 mask, designed midway in the program, contains a four-
element linear array of InSb MIS detectors with a nine-bit, overlapping-gate
InSb CCD readout register. A layout of this device is shown in Figure 2-2.
The 8582 chip is a logical progression from the 8580, with twice the number
of bits and most dimensions decreased by a factor of two or more. A com-
parison of the two mask designs is given in Table 2-1. The bit length on the
8582 was decreased to 4 mils, compared to 8 mils on the 8580, to improve
device transfer efficiency. The smallest critical metallization line width was
decreased to 0. 5 mil. Four MIS detectors, 4 mils square, are positioned
adjacent to the register along with a transfer gate for inputting the integrated
detector charge into the CCD and a detector common bus. An input diode and
a pair of input gates were also included to facilitate testing of the device with
electrical as well as optical input.
Because of the position of the optical sensing elements, all clock lines
were routed on the opposite side of the register. This creates the need for
multiple crossovers of the four-phase clock lines as shown in Figure 2-2.
Ultimately, packing density requirements on InSb CCD focal plane devices
will be quite stringent; it was decided, therefore, to compress the line
routing, crossovers, and vias (contact windows) in this region to approach
anticipated future dimensional requirements, rather than fanning out the clock
lines over a larger area which would have sufficed for this experimental
device. This compression would offer a better test of the dimensional capa-
bilities of the process during its development, and speed the realization of
prototype devices later in the development cycle.
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Table 2-1. Summary of 8580 and 8582 Designs, Four-Phase InSb CCDs
(all dimensions in milli-inches )
Number of Bits
Number of Detectors
Detector Dimensions
Number of Mask Layers
Number of Insulator Layers
Number of Metallizations
Bit Length
Effective Gate Lengths
Buried
Surface
Channel Width
Diode Dimensions
Smallest Critical Metallization
Line Width
Smallest Critical Spacing
Smallest Via Dimension
Smallest Critical Dimension
8580
4
0
--
7
3
3
8.0
2. 5
1. 5
8.'0
7. 0 X 10. 0
1.0
1. 0
4. 0 X 4. 0
0. 25
8582
9
4
4. 0 X 4. 0
8
3
4
4. 0
1. 0
1. 0
6.0
8. 0 x 8. 0
0. 5
0. 25
0. 4 X 0. 8
0.25
The use of four-phase clocking on these devices is, like the CSM, in-
tended to provide maximum flexibility. In an overlapping-gate structure,
either a stepped oxide (two-phase), implanted barrier (two-phase), or four-
phase clocking may be used to provide the necessary directionality. The
8580 and 8582 devices are fabricated with a stepped oxide structure and can
be operated in a two-phase mode; however, charge capacity and performance
in this mode are critically dependent on control of threshold voltages of the
surface and buried gates, hence insulator thickness and other parameters.
It was concluded that the additional layout complexity for a four-phase design
would be worthwhile on these experimental masks to permit the maximum
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freedom in clocking the device. Ultimately, however, as knowledge and con-
trol of thresholds improves and insulator deposition techniques are refined,
two-phase, stepped-oxide InSb CCDs would be desirable. Thus the routing
of the clock lines would be simplified compared to that needed on the 8582
device.
The 8582 mask also contains a two-bit CCD with the same gate lengths
(1 mil) as the larger device, but without detectors, two MOSFETs- of different
geometries (W/L = 36 and 96), and two MIS capacitors, the latter devices
for process evaluation.
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Section 3
D E V I C E F A B R I C A T I O N
8580 CCD
Figure 3-1 shows two cross sections of the 8580 four-phase CCD: one
perpendicular and one parallel to the channel. Three insulators and three
metallizations are required in the structure, counting the basic gate insulator
and channel stop metal layers, as identified in the figure.
Operating 8580 four-phase CCDs with the structure shown in Figure 3-1
were successfully produced utilizing features of a metallization and delinea-
tion process previously developed by SBRC for the fabrication of InSb photo-
voltaic detector arrays. This process makes use of a titanium-gold (Ti-Au)
metallization system, silicon oxide (SiOx) for the dielectric layers, and a
photolithographic technique that defines the Ti-Au metallization patterns
without deleterious etching effects. Both the metals and SiOx are thermally
deposited, thus reducing the presence of stray charge in the evaporant stream
and eliminating the possibility of X-ray flux, both of which can be troublesome
in electron-beam deposition of materials.
Use of SiOx as a gate insulator on InSb was evaluated in a company-
funded project in early 1974. It was determined that the required storage
times (>50 msec) and C-V characteristics could be achieved with this mate-
rial; moreover, repeatability of interface conditions from wafer to wafer was
found to be superior with the SiOx insulator, as compared to results with
A1203.
The processing sequence used for the 8580 overlapping gate device is
as follows:
The wafer is first diffused as discussed in the previous section, forming
a shallow p+ layer over the surface of the wafer. Next, the surface of the
wafer is etched to form the mesa diodes for input/output (mask level 1).
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Subsequently, the SiOx gate insulator is deposited; nominal thickness used
o o
has been in the range 1500 A to 2000 A. Vias delineated in the gate insulator
(mask level 2) over the diodes are then plated through with gold, making
contact to the input and output diffusions.
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Figure 3-1. Cross Section of InSb Four-Phase CCD
The next step in the process is the formation of the channel stop struc-
ture. The channel stop metal is shown in the upper cross section of Figure
3-1; it consists of a thin metal evaporated on the gate insulator, on both sides
o
of the channel in cross section. Thermally-evaporated titanium 200 A thick
is deposited to form the channel stop metallization and delineated (mask
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o
level 3) into its required pattern. This is followed by the deposition of 5000 A
of SiOx over the CSM to isolate it from the CCD electrodes and to serve as a
support for the bonding pads. A mask step (mask level 4) is used to define
this channel stop insulator as shown in Figure 3-1, such that it overlaps the
o
CSM. Redundant vias are also formed in the 5000 A SiOx during this step
for accessing the CSM; one of these is shown in the upper cross section.
The next level in the structure is the buried gate metallization. Tita-
nium is also used for these gates. The thickness of this metal layer is
o o .
<1000 A; this has been varied to investigate yield effects. 400 A of Ti was
o
used on the first successful wafers; this was increased to 700 A on later lots.
A mask step (level 5) defines the 0TNR, $2, and 04 gates in this titanium
metallization. This is followed by deposition of the buried metal insulator,
another SiOx dielectric layer. It is defined by another mask step (level 6).
o
The buried metal insulator is ^3000 A thick. The devices reported in Sec-
o
tion 5, in particular, have a 2200 A thick buried metal insulator.
The final step in the wafer processing sequence is the deposition and
delineation of the surface gate metallization (mask level 7). Gates 0^, 03,
^INS' anc^ 0out» are formed in this step. In addition, the bonding pad regions
on the thin buried metal layer, along with the channel stop vias, are re-
o
metallized for wirebonding purposes. 1000 A of Ti-Au was normally used
for the surface metallization.
A partial view of a completed 8580 four-phase CCD device is shown in
Figure 3-2. This scanning electron microscope (SEM) photomicrograph
clearly illustrates the excellent delineation capability that has been achieved
on these devices. The top gates visible in the photograph are the 2. 0-mil
long Ti-Au surface metal gates, which overlap the buried gates by 0. 25 mil
at each edge. Also visible in the photo are the edges of the channel, defined
by the channel stop insulator step, and the mesa diode with its Au contact.
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Figure 3-2. 8580 Four-Phase InSb CCD (200X SEM,
Backscatter Mode)
8582 LINEAR IMAGING DEVICE
Processing of the 8582 imaging device is generally similar to the 8580
fabrication sequence. One additional photodelineation step (mask level 8) is
needed to define the four MIS detector elements (photoelements). The MIS
o
detectors are fabricated using a semitransparent Ti film approximately 50 A
thick deposited on the gate insulator. These semitransparent gates are tied
with a common bias bus on the buried metal layer.
A partial view of a completely processed 8582 device is shown in Fig-
ure 3-3. The 2X reduction in most dimensions compared to the 8580 device
is shown by SEM examination to be compatible with the process capabilities,
as evidenced by this and subsequent photographs. The apparent curvature in
Figure 3-3 is due to barrel distortion in the SEM CRT. Figure 3-4 shows a
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detail of one side of the channel at 500X. The Ti-Au surface gates, visible
in this photomicrograph, are 1. 5 mils in length with a 0. 25-mil overlap at
each edge to produce an effective gate length of 1. 0 mil.
STEP COVERAGE AND DIMENSIONAL CAPABILITY
There are two particularly critical areas in the fabrication of the over-
lapping-gate, four-phase structure associated with the multilevel metal/
dielectric process: the formation of electrically continuous gates over the
edges of the channel stop structure (i. e. , where the gates drop from the thick
oxide onto the thin oxide in the channel region); and isolation of the buried
and surface metal gates. These problems are interrelated, and in particular
the ratio of buried metal insulator thickness to that of the buried metal must
be carefully selected. The buried metal must be sufficiently thick to provide
good step coverage over the channel stop step. At the same time, it should
be thin enough such that it can be covered by the overlying insulator to produce
adequate isolation (typically 20 volts, or more) between buried and surface
o
metals, for a reasonable thickness (^3000 A) of the insulator layer.
SEM examination has been valuable in assessing the structural charac-
teristics of the wafer lots both during and after completion of processing.
o
Figure 3-5 shows a highly magnified view of a 700 A thick titanium surface
metal gate crossing over the channel stop insulator step (on an 8582 device).
By appropriate adjustment of deposition system geometry, good step coverage
is achieved on these structures as evidenced in this photograph. Electrical
continuity has been confirmed by gate resistance measurements.
A portion of the clock line crossover region of the 8582 device is shown
in Figure 3-6. The delineation of the 1. 0- and 0. 5-mil wide clock lines is
seen to be excellent. Figure 3-7 shows an enlarged view of three 0. 5-mil
wide clock lines in this area which connect individual CCD gates to their
respective common clock buses. The via is 0. 35 by 0. 8 mil.
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0. 35 mil X
0. 80 mil contact
window
Figure 3-7. Detail of Clock Line Crossovers and Contact Window,
8582 Device (1000X SEM, Secondary Emission Mode)
The first wafers processed with the 8582 mask set indicate that 1-mil
gate lengths can readily be achieved by this process. Further, examinations
of the structures to date indicate that reducing gate length to 0. 5 mil (13 (Jim)
on a future mask would be feasible, with further reduction to 0. 3 mil (8 fim)
possible. Future mask sets will incorporate various gate lengths in the
submilli-inch range to ascertain the ultimate capability of the present process.
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Section 4
T E S T R E S U L T S
TEST DEVICES FOR WAFER EVALUATION
Both the 8580 and 8582 masks contain MIS capacitors and MOSFETs as
test devices for wafer evaluation. After completion of wafer processing, but
prior to dicing of the wafers, these devices are checked on sample dice using
a probe test station. The wafer is cooled to 77°K using a styrofoam boat
filled with LN£ and views normal room background radiation (2-rr FOV). After
dicing the wafer, selected dice are packaged in TO-5 cans and wirebonded so
that the capacitors and MOSFETs can be evaluated under 77°K, cold-back-
ground conditions.
The MIS capacitors are evaluated using capacitance-voltage (C-V) and
pulsed capacitance (C-t) measurements. From these data the oxide capaci-
tance (C0), flatband voltage, storage time, and other parameters are deter-
mined. The measurement techniques have been described previously in
Reference 1.
A representative C-V curve for a witness MIS capacitor from an 8580
CCD wafer is shown in Figure 4-1. Curve A in this figure is the quasi-equi-
librium C-V curve obtained using a low-frequency ramp gate voltage. The
high-frequency inversion capacitance is observed at the measurement f re -
quency of 1 0 kHz (and maintained to frequencies to less than 100 Hz) because
of the zero background conditions and the low surface and bulk thermal genera-
tion rates displayed by these devices. The plotted data points in Figure 4-1
are for the same device but a square-wave gate waveform in place of the low-
frequency ramp was used (see figure inset). When the gate bias clock is off
(at resting voltage Vj ), the device is in equilibrium and the measured ca-
pacitance points (circled data points) coincide with the static C-V curve.
When the gate clock switches on to voltage V->, where ( V o j > |Vi | , the ca-
pacitor is pulsed to a deep depletion condition and then returns to equilibrium
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through thermal generation of minority carriers (holes). The capacitance at
the beginning of the C-t transient after switching to V£ is the deep depletion
capacitance; these points are plotted as curves B and C in Figure 4-1 for the
clock levels noted in the figure.
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Figure 4-1. Equilibrium and Deep Depletion Capacitance Versus
Voltage for InSb MIS Capacitor
The threshold voltage of the device in Figure 4-1 is approximately -4 V.
Curve B plots the measured deep depletion capacitance for various values of
V2 from -2 V to -9 V while holding |V2 - Vj | = 1 V. Full charge storage is
seen to occur for J V ^ I s 4 V. The charge stored in the well after establish-
ment of equilibrium may be determined from the measured deep depletion
capacitance and checked with the expected value which is:
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(4-1)
= (3. 08 X 10-8 f cm"2) (1 V)
= 3. 08 x 10-8 c cm'2
The stored charge in terms of the measured deep depletion capacitance CJ^Q
and equilibrium capacitance Cjr is given by:
(C22 - C , E )
- < 4 - 2 '
where
C2 = (C0 /CF) - 1
GI - (CO /CD D) - i
q = electron charge = 1. 6 X 10"^ c
Np = substrate doping = 10*5 cm~^
€g = InSb permittivity = 17 C
K = constant dependent on NJ-J and CQ where
0 S ~ K (VG - VFB - Qp/C0), K < 1
= 0. 65 for thin oxide on these devices
From the data of curve B, Qp ~ 2. 8 X 10"8 c cm"2 is obtained which is close
to the predicted value for a AV of 1 V.
Curve C in Figure 4-1 similarly plots deep depletion capacitance but
with Vj held constant at -5 V (above threshold) and ¥2 varied. At JV^ - V, |
— 3V, the observed deep depletion capacitance saturates and begins to depart
from the theoretical (dashed) curve. This limit to well depth is due to ava-
lanche generation of minority carriers in the MIS structure, and is analogous
to the usual avalanche breakdown in one-sided, abrupt junctions. The critical
field for avalanche in InSb at 77°K is approximately 2. 5 X 10 V cm (one
order of magnitude lower than for Si) corresponding to low breakdown voltages
for InSb diodes (two orders of magnitude lower relative to Si) for comparable
dopings. Similar breakdown voltages are observed on the InSb MIS structures.
Typical avalanche surface potentials of 2. 5 to 3 V are observed on 1 X 10 cm--
substrates with correspondingly higher values for lower impurity concentration
S A N T A B A R B A R A R E S E A R C H C E N T E R 4 - 3
material (BV °c Nj) ). Since the dark current also increases as the substrate
doping is decreased, a tradeoff must be made between breakdown and dark
current effects. Material in the range of 7 X 10^ to 10^ cm~^ was used for
the CCD processing during this program to keep dark current minimized;
lower doping material will be used in future trials to study experimentally the
lower range.
The MOSFET structure provides another useful test device that com-
plements the MIS capacitor. In particular, the MOSFETs allow a rapid
determination of threshold voltage and the effective mobility of carriers in
the inversion layer. Drain curves for a typical witness MOSFET on an 8580
CCD wafer are shown in Figure 4-2. The MOSFET on the 8580 mask is a
closed-geometry device with channel length L = 1 mil and W/L = 30, where
W is channel width. The drain curves for these MOSFETs show that the de-
vices generally follow ideal FET behavior, with good saturation and square-
law characteristics in the saturation region. The FETs operate as p-channel
enhancement-mode devices with threshold voltages of typically -5 V. The
threshold voltage has been observed to vary with background illumination con-
ditions during measurement, decreasing toward zero volts as the incident
illumination is increased.
V
-5 V
Sample 325-5-1
T = 77°K, 2TT FOV
•VD, 0. 5 V/div
Figure 4-2. InSb MOSFET Characteristic Curves
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In the saturation region, the drain current for an ideal FET is
(vn - VT)' (4-3;2 v ' G • v 
where /3 = (W/L) CQ\J.. Here, [J. is the effective mobility of the holes in the in-
version layer, VQ the gate voltage, and Vj the threshold voltage. From
equation 4-3, a plot of square-root drain current ^/Ip versus (VQ - V-j-) should
yield a straight line, with slope = •v/p/2. Such a plot for three MOSFETs is
shown in Figure 4-3 which shows the expected linear relationship. From the
curves, one obtains /J and, since W/L and CQ are known, the mobility may be
determined. For the three devices in Figure 4-3, mobilities of 171, 160,
and 171 cm V sec" are obtained.
0. 02
a
0. 01
O 325-5-1, 2TT FOV,
C0 = 3.46 x lO'8 f cm'2
E325-5-2, 0° FOV
CQ = 3.46 X lO'8 f cm'2
A 340-1-5, 0° FOV,
C0 = 3. 08 X 10'8 £ cm'2
T = 77 K
W/L = 30
0. 5 1.0 1 .5
VG - VT (volts )-
2. 0 2. 5
Figure 4-3. InSb MOSFET Transfer Characteristics
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The channel mobility may also be determined from a measurement of
the channel conductance g-pj in the linear region. A plot of g^ versus (VQ - Vy
should be linear in the ideal case with slope /8. Curve A in Figure 4-4 shows
a plot of this type for one of the devices in Figure 4-3. A higher effective
mobility is deduced, \i = 280 cm V" sec . The difference in mobility ob-
tained in the linear and saturation regions is larger than can be accounted for
by experimental error, and has been observed on all FETs examined to date.
By measuring transconductance versus drain voltage at constant gate voltage,
the effective mobility determined from the transconductance has been observed
to decrease gradually with increasing drain voltage. This deviation from the
simple model has not been investigated further. One possible explanation is
a mobility dependence on drain (not gate) field, as suggested by some authors
for silicon FETs.
c0 = 4. i x io- 8 fcm-±
Figure 4-4. InSb MOSFET Channel Conductance in Linear Region Versus
Gate Voltage (T = 77°K; W/L = 30; JVD | « |2^B| - l65 mv>
2A. Bar-lev and S. Margalit, Solid-State Electronics 13, 1541 (1970) .
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The data thus far in this section have been for devices utilizing an SiOx
o
gate insulator approximately 1500 A thick, which was utilized for all CCD
devices discussed later in this section. MOSFETs processed in Company-
funded studies and on a related contract3 using Al^C^ as gate insulator have
shown the highest mobilities we have observed to date. Curve B in Figure 4-4
shows the channel conductance curve for one of these FETs from which an
effective mobility of nearly 500 cm V sec" is obtained. However, the
SiOx is more compatible with the present fabrication process than
It may be concluded that the effective mobility of the minority carriers
in the InSb inversion layer is in the range of about 150 to 300 cm V sec"
for the SiOx devices, although the FETs are not adequately described by the
simple FET model above.
PARTIAL CCD STRUCTURES
Prior to attempting operation of the full 8580 InSb CCDs, two partial
structures were investigated: 1) an "undelineated" CCD structure; and 2) the
last overlapping pair of gates plus output diodes of the 8580 four-bit CCD.
These tests, coupled with the MOSFET results just described, established
the operating voltages and other parameters needed for full CCD operation.
The "undelineated" CCD structures were processed as part of the four-
phase device fabrication trials. When processing for the four-phase device
with the 8580 mask set, the three-phase device also on the chip is completely
processed at the same time, with the exception of the delineation of the gaps
in the surface metal necessary to isolate the transfer electrodes. The re-
sulting structure contains input/output diodes, a channel stop structure de-
fining a channel 8 mils wide by 29 mils long, and a large "undelineated"
surface metal gate. This constitutes a very long channel MOSFET. With
3Contract DAAK02-74-C-0241, U. S. Army Mobility Equipment Research and
Development Center.
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one diode tied to substrate (source), the other diode reverse-biased (drain),
and with the CSM biased appropriately, biasing the gate above threshold should
produce a channel current given by equation 4-3 for large drain voltages. A
small current will be observed relative to the MOSFETs because of the large
reduction in the channel W/L. The current should scale with W/L if the ef-
fective mobility in the inversion layer remains constant and the channel stop
structure is functioning properly.
Devices of this type were tested and the expected magnitude of channel
current was measured. Figure 4-5 shows square-root channel current versus
gate voltage for one such device, for bias conditions given in the figure.
Using the geometric (nominal) W/L of the channel = 0. 275, an effective chan-
nel mobility of 160 cm V sec" was obtained from the data. This is in
good agreement with that observed on MOSFETs from the same wafer (325-5).
It is concluded, therefore, that the long channel of this device is effectively
defined by the CSM to close to its geometric W/L value. No change in chan-
nel current was observed when the CSM bias was varied between zero to a
few volts negative with respect to substrate, i. e. , in the flatband and deple-
tion ranges, as expected. Finally, this test offers indirect evidence that
surface conditions over the large 8 X 2 9 mil gate area of this device are
defect-free and reasonably uniform, which is of course a requirement for a
CCD of the same area.
The second partial structure examined before full register testing con-
sisted of the last two gates and the output diode of the 8580. With all other
gates grounded, this portion of the device enabled a single transfer of charge
from the last clocked gate into the output diffusion to be observed. The last
clocked gate 04 (a buried metal gate) was clocked at a low frequency (e. g. ,
100 Hz) to obtain a quantity of charge in the 0^. well due to thermal generation.
The output gate 0O, a surface metal gate which overlaps the 0^ gate and out-
put diffusion, was de-biased such that the surface potential under this gate
was less than the surface potential of the filled 0^ well and the output diffu-
sion. When the 04 clock turns off, the charge collected under 04 transfers
S A N T A B A R B A R A R E S E A R C H C E N T E R 4 - 8
across the output gate and into the reverse-biased diffusion. This mode of
operation was observed and established the voltages required on the output
elements as well as the ability to transfer charge to the output. The required
dc bias on 0O was in the range of -1 0 to -14 V with respect to substrate,
o
above the threshold voltage of the surface metal gates (3700 A insulator thick-
ness on the devices tested). Buried metal clock was typically -6 to -8 V,
consistent with the data of Figure 4-1.
0. 0025
0. 0020
0. 0015
£
rt
U
0. 0010
0. 0005
= -1 .8 V
Output
Diode
Input
Diode
I
= 1 .52 nO/V
M. = 160 cm 2 /V sec -
•
Sample 325-5-11 —
T = 77°K, 0° FOV
CQ = 3. 4 6 X 1 0 ' 8 f cm'2
Geometric W/L = 0. 275
-5 -6 -7
Gate Voltage, VQ (volts]
-9
Figure 4-5. Channel Current Versus Gate Voltage for
Undelineated InSb CCD Structure
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Two output circuits were used in the partial CCD tests and the full
register tests to follow. In the f i rs t tests, the output diffusion was reverse-
biased through an output resistor RQ (100 K£7 to 1 MS~2) and ac-coupled to an
external voltage amplifier, as shown in Figure 4-6. Any charge transferred
to the output is collected by the reverse-biased diode, and the arrival of the
charge is observed on the oscilloscope as a voltage across the output resistor.
For full register tests, the value of RQ is chosen such that RoCout < T^ where
^out *s the output node capacitance and T£ the clock period. A source-
follower stage may be mounted on the cold probe at 77°K adjacent to the InSb
device to eliminate the contribution of cable capacitance to C ^ for improving
the speed of this direct output circuit.
^4 o~~
• 1
/ V-G
,t
i
—."N*A _
i
I i
I
— —fc I
f
jf
5 V
div
^ v 1 mv
div
1 mv
div
'SUB 'cs
•2. ms /div
VSUB = GNDVL = -o. 5 v
vcs = -i v
Figure 4-6. Single Transfer of Charge to Output Diffusion with
Direct Output (T = 77°K, 0° FOV; Sample 340-1-7)
Transfer of thermal charge from 04 to the output diode using a direct
output is shown in Figure 4-6. With the output gate on, a voltage pulse is
observed across the 100 KS7 resistor when $4 turns off (lower trace in the
oscilloscope photograph). With 0O off, only the clock feedthrough is observed
(center trace). For a long integration time relative to the storage time
under the 04 electrode, nearly the full thermal equilibrium charge under this
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well should be detected at the output. Integration of the output pulse to deter-
mine the t ransferred charge Q = Ro~ f vdt was found to give values agreeing
closely with the estimated values from equation 4-1.
The second circuit used was a discrete precharge (or reset ) output
amplifier using two low-noise silicon MOSFETs (see Figure 4-8 on page 4-13).
Although this type of circuit is usually integrated on-chip to keep output and
stray capacitances to minimum values, a functioning circuit may be built up
in discrete form for test purposes although responsivity is low and feedthrough
is increased. In this circuit, the diode functions as a charge-storage detector
for signal charge. A reset MOSFET is used to set the output diode to a fixed
reverse bias during the time when the CCD is not transferring charge into
the diffusion. With the reset switch off, signal charge is transferred to the
diode capacitance at the next transfer giving a corresponding voltage charge
across the diode. A second MOSFET is used as a source-follower stage to
sense the diode voltage and drive the following stages. The voltage respon-
sivity of the circuit is A^/CQ^ volts /coulomb where Couj. is the total output
node capacitance and A^ is the source -follower gain.
Transfer of thermal charge from 0^ to the output using this circuit is
shown in Figure 4-7. Because of the discrete FETs, the package and wiring
capacitance, and the large size of the InSb output diode, the responsivity of
the circuit is low, approximately 15 mv/pC including the 0. 85 gain of the
source follower. The reset clock feedthrough is large (0. 6 V) due to the same
factors. This circuit, however, gave about an order of magnitude higher
signal levels compared to the direct output and was sufficient for the f i rs t
CCD tests described in the next section, although significant improvements
are needed in the implementation of this circuit in future work before quanti-
tative gain tests are performed.
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-*RST VSUB =: VCS = 03 == +5 V
= -6 V
V0
00 = -8V
VREF = +4 v
^2 ms/div
Figure 4-7. Single Transfer of Charge to Output Diffusion with Precharge
Output (T = 77°K, 0° FOV; Sample 340-1 -9 )
8580 FOUR-PHASE CCDs
8580 four-phase CCDs have been operated as shift registers with sig-
nal voltages applied to the input and appropriately delayed signals observed
at the output. Typical operating voltages are given in Table 4-1 with nomen-
clature shown in Figure 4-8.
The four-phase clock layout of the 8580 CCD allows the device to be
clocked in several modes. The InSb CCDs have been operated with three
clock timings: (a) simple four-phase mode; (b) four-phase mode with storage
under buried gates only; and (c) simulated two-phase mode. In the simple
four-phase mode, each phase is in the on state for approximately 1/4 T<- and
the signal charge is stored sequentially under both surface and buried metal
gates. This mode results in four transfers per bit. Modes (b) and (c) are
shown in Figure 4-9. In mode (b), the buried metal gates are on approxi-
mately 1/2 T£ and the surface metal gates less than 1/2 TC; the clock voltages
are such that the surface gates 0j and 0j transfer charge from buried gate to
buried gate (e. g. , 0£ to 04) without storage under the surface metal. This
mode results in two transfers per bit. An advantage of this mode compared
to conventional two-phase clocking is that the quantity of charge that can be
stored under a storage gate is almost a full bucket since the preceding trans-
fer gate can be turned off. The simulated two-phase mode (c) is similar to
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the clocking in the familiar two-phase stepped-oxide structure. 0i and 0T,
and 0.j and 0^ are clocked in phase, but in this case the clock magnitudes of
the surface and buried gates may be independently varied to create the opti-
mum surface potential profile.
Table 4-1. Typical Operating Voltages for 8580 Four-Phase CCD
Function
Substrate
Channel Stop
Input Diffusion
Surface Metal Input Gate
Buried Metal Input Gate
Transfer Gates, Surface Metal
Transfer Gates, Buried Metal
Output Gate
Output Reference Voltage
S. F. Drain
S. F. Source
Output Circuit Reset
Symbol
VSUB
VCS
VINDC
^INS
0INB
01, 0Q
02' 04
^0
VREF
VDD
VSS
0RST
Voltage (volts)
+5
+4 to +5
+4 to +5
-6 + SIG
-5
-[_[- -4 -+-6
"LT - 2 - > - 3
-8
+4 to +4. 5
-6
+ 14
— * f •
~ in phase with 0^
"INS
VINDC O
0, "RST
'SUB
Figure 4-8. Four-Phase InSb CCD Schematic
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Figure 4-9. Clocking Modes
The CCDs were also operated with three input circuit variations. The
first method utilizes the direct injection of a signal into the input diffusion
(VlNDc)' witn tne two inPut gates 0jNs an<i 0JNB appropriately dc -biased
above their thresholds to couple the charge into the register. This input
circuit may be analyzed as a MOSFET-mode, common- gate configuration.
A common-drain configuration was found to give improved input control. In
this method (Figure 4-8), the input diffusion is biased to a de-potential (ad-
justed for fat zero), a signal voltage is applied to the first input gate 0jj^S'
and the second input gate 0JNB is dc biased to form a virtual drain. A third
variation is similar, but with the signal voltage applied to
Figure 4-10 shows input/output waveforms for an 8580 four -bit LnSb
CCD clocked at 5 kHz, with (a) sine wave input, and (b) square-wave input.
The simulated two-phase clock mode was used in this case along with a
0T-NTR input. The output, which is a sampled and delayed replication of the
low-frequency input signal, is delayed by NgT~, the number of bits times
the clock period or 4 X ZOO [is = 0. 8 msec. *
'~Note: The output waveform is inverted with respect to the input waveform
on these and subsequent oscilloscope photographs.
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V.in
div
(a) 2 ms
div
Device 340-2-14
fc = 5 kHz
Clock Mode (c)
0INBM InPut
T = 77°K, 0° FOV
Figure 4-10. InSb CCD Output Waveforms
The transfer efficiency of the 8580 devices was determined from the
output waveform using a square-wave input as shown in Figure 4-11 (a). In
the ideal case, the output should consist of a series of ones of constant am-
plitude. In a real device, transfer inefficiency results in loss of charge from
one or more leading signal pulses, and, after the last correctly-transferred
output signal, the emergence of one or more trailing output pulses. If the
CCD has efficiency per transfer T\, and if this is constant for each transfer
gate in the device, then the net transfer efficiency of the device is 77°'> where
n is the number of transfers. From an output waveform as in Figure 4-11 (a),
if B = magnitude of f irst output pulse and A = maximum value of signal out-
put, then
Tf1 = B/A (4-4)
from which rj may be readily determined since n is known. In Figure 4-11 (a),
clock mode (c) was used so that n = 2 transfers per bit X 4 bits = 8 transfers.
1/8From the figure, B = 8 units*, A = 31. 5 units giving r\ - (8/31. 5)
'-Signal magnitudes were measured with an optical comparator on the original
oscilloscope photographs, with accuracy of ±0. 5 unit.
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0. 843 ± 0. 01 per transfer. This is a typical result for n of the 8580 device
in this clock mode, with values observed ranging from 0. 82 to 0. 86 at 5 kHz.
V:in
V,
div
-0
( a ) 1 ms
div
(b) 1 ms
div
Device 340-2-14
fc = 5 kHz
Figure 4-11. Output Waveform, Clock Mode (c)
The sum of the losses (charge deficiencies) in the leading signal pulses
and the sum of the trailing signal outputs also are related to the device ef-
ficiency, but in a more complicated way. It can be shown that* the sum of
the charge deficits 6; in the leading signal outputs (normalized to the maxi-
i
mum signal output), or the sum of the normalized trailing signal outputs Oj,
is given by
M oo
E 8j = E 6] =j = l J J=M+1J (1 - \n+l
£ (k-M)
k=M+l
/n + k - 1 \
( n - 1 > (4-5!
whe-re M = number of pulses in input string, e = transfer inefficiency - 1 - 77,
77 and n are as defined previously, and | 1 denote binomial coefficients. It
can be shown that, for most values of n and e encountered in practice, and if
a suitably large number M of pulses is used in the measurement, the
-J. D. Phillips, private communication.
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sum on the right-hand side of equation 4-5 may be neglected and, to good
accuracy, equation 4-5 becomes:
SL = ST - -^(i - <
where SL and S-j- have been used to denote the leading and trailing sums,
respectively.
Applying equation 4-6 to the output waveform of Figure 4-11 (a), one
obtains a leading sum SL = 1. 7 ± 0. 2 which gives f\ - 0. 825 ± 0. 017 in rea-
sonable agreement with the result of equation 4-4. In all devices examined,
the values of T] determined by means of SL and equation 4-6 were within 4%
of the values obtained using equation 4-4. However, good agreement was not
obtained using the trailing pulse sum Sj when using clock mode (c) (as in
Figure 4 -11 ) or clock mode (b). For example, the output in Figure 4-11 (a)
exhibits S-j- = 2. 7 ± 0. 2 corresponding to 77 = 0. 75 ± 0. 014, lower than the
result of the two previous methods. Trailers generally exceeded loss in the
leaders for the above two clock modes.
The result of Figure 4-11 (a) is typical of the 8580 devices operating
with zero or very small fat zero level. The efficiency improves slightly with
a large FZ. Figure 4-1 l ( b ) shows the same device as in Figure 4-11 (a) but
with about a 40% FZ level. The indicated efficiency is 0. 85 ± 0. 01 and a cor-
responding slight "squaring" of the output waveform is observed.
Clock mode (a), simple four-phase clocking, resulted in the highest
transfer efficiency observed for the device most thoroughly tested, No. 340-
2-14. Figure 4-12(a) shows an output waveform for this device using clock
mode (a). In this mode, n = 4 transfers per bit X 4 bits = 1 6 . From Fig-
ure 4-12(a) , T? = (B/A) 1 / 1 6 = (5/34. 5) 1 / 1 6 = 0. 886 ± 0. 006 per t ransfer . In
this clock mode, SL and Sj are more nearly equal than in the other modes.
In Figure 4-12(a) , SL = 2. 6 ± 0. 2 leading to TJ = 0. 860 ± 0. 01 per transfer by
this technique. From the trailers, ST = 2. 9 ± 0. 2 giving 77 = 0. 847 ± 0. 01.
Figure 4 -12(b) shows an output in the same clock mode but with a large FZ,
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approximately 50%. In this case, 77 has improved to 0. 919 ± 0. 009 per trans-
fer determined from the first output pulse, and 0. 880 ± 0. 01 per transfer
from the leading and trailing sums. An average of several measurements
showed that 77 — 0. 90 was typical of the device operating in clock mode (a).
in
(b) 1 ms
div
div
(a) 1 ms
div
Device 340-2-14
fc = 5 kHz
0INBM InPut
Figure 4-12. Output Waveform, Clock Mode (a)
Using clock mode (b), efficiencies comparable to mode (c) were ob-
served. 77 was measured to be in the range from 0. 84 to 0. 88. (Several
devices from wafer 340-2 were tested in this mode with similar results. )
Clock frequencies were varied from 2. 5 to 12. 5 kHz with no change in effi-
ciency values within experimental error.
It is concluded, therefore, that the transfer efficiency of the 8580 de-
vices in the 5-kHz clock frequency range is 77 = 0. 82 to 0. 92 per transfer,
depending on the clock mode, fat zero level, and measurement technique
used. This efficiency is correlated with theoretical expectations in Section 5.
As discussed in that section, considerable improvement in efficiency is an-
ticipated on future devices with shorter gate lengths.
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Section 5
I n S b C C D T R A N S F E R E F F I C I E N C Y A N A L Y S I S
The transfer efficiency of a charge-coupled device is a measure of the
information (i. e. , charge) lost during the transfer from one storage well to
the next in the CCD structure. At least three prime mechanisms can limit
device transfer efficiencies. These are: 1) loss of signal charge directly to
the substrate, 2) loss of charge in interface state traps, and 3) loss of charge
to traps and/or barriers formed by irregularities in the potential well profiles
formed by the transfer electrodes of the device. The loss of charge to the
substrate can result from improper doping of the substrate, from a defective
gate insulator, or from failure of the device design to ensure a deep depletion,
majority-carrier-free region for proper storage of the signal charge. The
loss of charge to interface states is obviously dependent on the existence of
such states and on their density. Other parameters which affect loss to these
states are: 1) the capture times of the states, 2) the emission time of the
states, and 3) the area of the storage well over which interface state trapping
will be most significant. Other parameters also exist and discussions of these
are given in the treatments of Tompsett^ and Mohsen, et al. ^ Finally, the
loss of charge to irregularities in the potential profiles of the device can be
quite significant for designs having gaps between adjacent gates in the CCD.
The magnitude of-this effect for any given design can only be determined by a
complete solution of the two-dimensional Poisson equation which describes
the CCD design.
4M. F. Tompsett, "The Quantitative Effects of Interface States on the Per-
formance of Charge-Coupled Devices, " IEEE Trans, on Elect. Devices,
Vol. ED-20, No. 1, p. 45, January 1973.
5A. M. Mohsen, T. C. McGill, Y. Daimon, and C. A. Mead, "The Influence
of Interface States on Incomplete Charge Transfer in Overlapping Gate
Charge-Coupled Devices, " IEEE J. of Solid-State Circuits, Vol. SC-8,
No. 2, p. 125, April 1973.
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The devices studied in the present effort were of the overlapping gate
type. As a result, limits to transfer efficiency due to potential profile irregu-
larities are expected to be quite small. As stated above, this expectation can
only be checked further by detailed calculation. Such a calculation is planned
for the near future, but in the interim it may be noted that computations for
silicon substrate devices with small gaps do support the assumption. Simi-
larly, studies on the 8580 device have thus far not indicated difficulties due
to substrate injection. The investigation of this potential loss mechanism
will be maintained in all future studies, however, to ensure that maximum
transfer efficiencies and optimum device design are achieved.
It can be argued, therefore, that the principal loss mechanisms now
limiting high transfer efficiencies in the existing InSb CCD structures are:
1) interface state losses, and 2) excessively long gates. The latter problem
is related to the simple fact that CCDs are designed on the principle of
coupling of storage wells for two adjacent gates. The greater this coupling
(i. e. , the higher the "fringe fields"), the more rapid the transfer of charge
from one well to the next. If the gates are wide (>0. 5 mil for typical silicon
CCD structures), then the field strengths in the middle of a storage gate be-
come insignificant. In such an operating mode, the charge ultimately must
be transferred solely by diffusion which is inherently slow as the charge to
be transferred decreases. The devices under study are thus expected to be
restricted in their transfer characteristics by interface state losses and dif-
fusion limitations. It is difficult to .carry out explicit computations predicting
the effects of interface states since such a task requires a full dynamic solu-
tion of the CCD structure and detailed knowledge of the interface states. As
a result, it is worthwhile to consider an approach which yields qualitative
data while preserving the option of quantitative computations for the future.
Such approaches have been considered by Tompsett, Mohsen, et al. , as
well as Lee and Heller."
&H-S Lee and L. G. Heller, "Charge-Control Method of Charge-Coupled De-
vice Transfer Analysis, " IEEE Trans, on Elect. Devices, Vol. ED-19,
No. 12, p. 1270, December 1972.
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The calculations in this section were based on the work of Lee and
Heller. " The basic assumptions in their approach include: 1) instantaneous
charge redistribution during the transfer period, and 2) the use of an effective
time constant, Ts, to describe the effect of interface states. Although these
assumptions lead to certain limitations in the formulation, the approach does
provide a qualitative understanding of the effect of interface states on transfer
efficiency, which was the goal of this study.
The principle conclusions of Lee and Heller's work are summarized by
the formulae:
Transfer efficiency = f] - 1 - F (t, Ts) - F}oss (t, Ts)
Fraction of mobile charge left _ r } = K 6Xp E"Kt/tr]
in storage well at time, t ~ ' s j^2 ^ ^  \
- exp [-Kt/tr]JK + -
*- v)"Fraction of charge trapped _ . .
= T?t It T ) =in interface states -^loss^- ' •a'
_ average charge/unit area in storage well
average capacitance /unit area in storage well
tr = where L = gate length for discharging storage well
\i = minority carrier mobility (holes for
n-type substrates)
Ts = effective time constant for charge loss to
interface states
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To apply this result, the time, t, at which the inefficiencies are com-
puted is taken as one-quarter of a clock period (= 1/4 fc) or one-half of a
clock period (1/2 fc) depending on whether true four-phase or simulated two-
phase operation is used. Here fc is the CCD clock frequency. The following
values were used in the calculations, unless noted otherwise:
H = 250 cm^/volt-sec
(kT/q) = 6. 6392 X 10'3 volts
Nss = 101 2cm-2 -eV-1
CQ = 3. 2 X ID' f cm-2
To consider the effect of diffusion limited processes with no interface
state loss,' the above results are applied in the limit Ts—*-oo. For the 8580
device operating in a two-phase mode, the relevant value for L/ is 100 [o.m.
Using this value in equation 5-1 and using for AV the values of 0. 1, 1, 2,
.and 8 volts, the results of Figure 5 - l ( a ) are obtained.. -A similar two-phase
computation for the 8582 device, which has 1-mil gates, is shown in Figure
5-l(b). Since the 8582 has a smaller effective L (50 |o.m) than the 8580, it is
expected to exhibit a higher transfer efficiency or, equivalently, a smaller
inefficiency. This expectation is validated by the results of Figure 5-1. For
the same operating frequencies, it is clear that the 8582 device is predicted
to have higher transfer efficiencies. Note that as the voltage swing of the
storage well, basically the storage well depth, increases, then the efficiency
increases. This is true since AV is proportional to the amount of charge
(qav) in the well. -As-q--- increases, the ratio-of the amount of charge left -
behind (this is approximately constant if transfer is diffusion limited) to qav
must decrease. But, it is the ratio ^left/^av whi°h defines the charge loss
F (t, Ts). Hence, as qav (a AV) increases, it is expected that F (t, Tg) will
decrease as indicated in Figure 5-1.
Figure 5-1 reveals that transfer inefficiency increases rapidly with
frequency but, at 5-kHz operation, an efficiency of >0. 998 is expected in the
diffusion limit for the 8580 device provided that AV is 0. 1 volt or higher.
From the observed 8580 device output signals and device parameters, it can
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0. 99999
10
0. 9999
rj ( E f f i c i e n c y / T r a n s f e r )
0. 999 0. 99 0. 90
I II III
(b) Diffusion Limit for 1 -mil gates;
Device 8582
Based on Charge-Coupling Theory
of Lee and Heller. 6
AV = voltage swing of Storage well
(a) Diffusion Limit for Device 8580
Charge Loss/Transfer
Figure 5-1. Mobile Charge Loss/Transfer [F (t, Ts)] for Devices 8580,
8582 as Functions of Storage Well Depth (AV)
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be shown that the actual AV is in the range AV = 0. 3 to 0. 6 volt. From Fig-
ure 5-1, this would indicate an efficiency of almost 0. 999 at 5 kHz. Since the
observed efficiency is about 0. 90, it is concluded that the diffusion-limited
efficiency is not being obtained in the 8580 device.
Previous measurements* have indicated InSb interface state densities
of Ngg — 10 /cm -eV. Such a value is high by silicon standards, and it is
to be expected that this value will impact CCD operation in InSb as well as in
silicon. This value for Ngg can be qualitatively confirmed by the 8580 CCD
results using Tompsett's"* formulation of inefficiency contributions by inter-
face states. For no .background charge in the CCD, Tompsett shows that the
inefficiency due to interface trapping is, for two-phase operation:
, q kT
CQ AV
(5-2)
Using CQ = 3. 2 X 10'8 f cm'2 and Ngs = 1012 cm'2 -eV1, the results in
Table 5-1 are obtained.
Table 5-1. Transfer Efficiency Versus Stored Charge-Voltage
Equivalent for Ngg = 1012 cm'2 -eV"1
e
0. 36494
0. 12165
0. 091235
0. 072588
0. 036494
0. 018247
0. 007299
"n
0.6.3506
0. 87835
0. 90876
0. 92741
0. 96350
0. 98175
0. 99270
AV
0. 1
0. 3
0.4
0.5
1
2
5
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The observed value for TJ of — 0> 90 corresponds to AV - 0. 4 volt. If
Ngg - 10^/cm^ -eV, however, then a value of r\ - 0. 90 would require AV —
4 volts. Similarly, Ngg - lO^/cm 2 -eV would require AV - 0. 04 volt. As
noted previously, the value of AV observed for the 8580 is in the range of
0. 3 to 0. 6 volt. Therefore, the observed efficiencies are consistent with
Ngg in the range:
7. 5 X 1011 < Nss < 1. 5 X 1012 cm'2 -eV1
Although this argument is somewhat simplified, it does provide a bound in
agreement with the data measured directly by other techniques. The use of
this as a quick method of estimating interface state density is certainly
suggested.
To obtain more information on the characteristics of interface trapping
in limiting CCD transfer efficiency, the values of F (t, Tg) and Fjoss (t, Tg)
are considered at different frequencies and different Tg. The results of such
calculations are given in Figures 5-2 and 5-3. Figure 5-2 gives the charge
los.s F (t, Tg) as a function of frequency and TS values of 10, 10" , and
10~° sec. The devices considered were the 8582 (1-mil gates) in four-phase
operation and a projected device with 0. 5-mil gates, also in four-phase opera-
tion. In comparing these results, it is clear that for the device with the
shorter gates, the charge loss is again reduced. There is, however, little
variation of the fractional mobile charge loss due to differing Tg values. A
consideration of Figure 5-3 demonstrates that this is definitely not the case
for the interface loss function FIOSS (t, rs). An order of magnitude variation
in this function is obtained for each such variation in the Ts value. Due to
this large variation and the difficulty of choosing the correct Tg value for a
10 /cm -eV density and unknown distribution in the band gap, it is preferred
to choose Ts in such a way as to obtain the best fit to the observed efficiency
of rj —0. 90. Before proceeding, however, it is important to note that the
loss FIOSS (t, Ts) is less — at each Tg value and frequency — for the 0. 5-mil
device than the 1-mil device. This fact emphasizes the reduction in interface
state trapping that can be achieved by reducing the gate lengths.
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To obtain a best fit with the observed rj = 0. 90 value, a series of com-
putations was carried out for the 8580 device structure operating in the two-
phase modei Using values of AV = 2 volts (maximum possible in 8580 device)
and fc = 5 kHz, a value of TQ = 5 X 10 sec was obtained. This result for T0
*- o • o
was then applied to the 8582 1-mil structure, as well as to projected 0. 5-mil
and 7. 5-jo.m structures (all lengths refer to gate lengths). The results of
these calculations are summarized in Table 5-2.
Table 5-2. Transfer Efficiency Versus Gate Length for
5-kHz Clock Frequency
F (t, rs)
1. 3 X ID ' 1 2
2. 3 X 10~ 1 8
5. 9 X ID'4 0
--
Floss (t» T8)
0. 11
3.4 X 10-2
9. 64 X 10-3
9. 1 X 10-4
V
0. 894
0. 966
0. 990
0. 999
Gate Length
2. 5/1. 5 mil
1 . 0 mil
0. 5 mil
7. 5 fim
Device
8580
8582
Projected
Projected
t = 1/2 fc; fc =5 kHz; Ts = 5 X 10'6 sec; no fringe field
This table gives the improvement expected in shorter gate-length de-
vices based on the 8580 device results, and the interface characteristics re-
sulting from present processing procedures. Since continued effort to reduce
the interface states is planned, the interface state loss factors may be re-
duced; Table 5-2 should not be construed as giving ultimate performance
limits for InSb CCDs. Moreover, future analytical and experimental work
will improve the device modelling and expand on the knowledge of the inter-
face states so that more quantitative calculations can be made.
The results of this preliminary analysis, to be expanded and confirmed
by future analytical work, are:
1. Transfer efficiencies of the current devices are limited by an in-
terface state density of ~10^2 /cm2 -eV.
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2. Significant improvement in transfer efficiency is predicted for
future devices with decreased gate lengths, for the same inter-
face conditions. Reducing gate length has the effect of decreasing
interface trapping and also decreasing time required to empty the
wells.
3. Improved transfer efficiency can be obtained by increasing charge
handling capability of the device (i. e. , AV); reducing substrate
impurity concentration on future devices will accomplish this.
As a final note, fringe fields have been assumed to be absent in all the
foregoing calculations. Experience with silicon CCDs has demonstrated that
by designing the devices to be fringe-field limited, rather than diffusion-
limited, the speed of device operation and the transfer efficiency is signifi-
cantly increased. A sample calculation for an InSb CCD was carried out
using the Lee and Heller model and assuming a very small fringe field of
10 v cm~l to investigate the magnitude of the effect. The mobile charge loss
F (t, Ts) was found to decrease dramatically (~40 orders of magnitude) and
the interface state loss F^oss (t, Ts) about 25% compared to the diffusion-
limited values. The larger values of fringe fields which would be obtained in
actual devices designed to be fringe-field limited would result in further effi-
ciency improvements. Future work is planned to determine the fringe fields
present in the InSb CCD designs.
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Section 6
S Y S T E M S A P P L I C A T I O N S O F InSb C C D s
POTENTIAL APPLICATIONS
There are several applications in the fields of remote sensing of the
earth and planetary exploration for which InSb CCD monolithic focal plane ar-
rays are potentially useful. One particularly important advanced focal plane
concept that could be implemented with InSb CCDs is the time delay and in-
tegration (TDI) readout technique. A partial list of space applications which
could utilize InSb CCD arrays using TDI to give "significant performance ad-
vantages is given below. This list is not all-inclusive, and many other NASA
applications where near-infrared (1- to 5-(o.m) sensors are needed would un-
doubtedly benefit from implementation of these monolithic arrays.
1. Forest Fire Surveillance and Mapping
This is an especially well adapted application since the blackbody radi-
ance peak of a typical forest fire is well matched to the InSb spectral
responsivity.
2. Atmospheric Temperature Sounding in 4. 3-[xm CO? Band
Improved meteorology and weather forecasting requires that the at-
mospheric temperature profile of regions of interest be available on a
repetitive basis; both the 4. 3-[xm band (accessible with InSb) and the
15-fo.m CO2 bands are suitable for this function.
3. Pollution Monitoring
Most pollutants of concern have strong signatures in the near infrared
making this a promising applications area.
4. Geology
As an example, for mineral exploration the presence of hydrated iron
oxides and clays (products of hydrothermal alteration) are useful sec-
ondary indicators, and experimental data indicate that spectral bands
at 1. 3, 1.6, and 2. 2 [im provide the best amplitude discriminant bands.
5. Distinguishing Between Clouds and Water Surfaces
Since the maximum difference between cloud and water surface emit-
tance occurs near 4 |J.m, mapping in the 3. 6- to 4. 1-fo.m atmospheric
window would provide a means to estimate fractional cloud cover.
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6. Missions to Comets
A major scientific question in cometary astrochemistry is to identify
parent compounds present in comets with the near infrared a logical
measurement region.
TIME DELAY AND INTEGRATION (TDI)
The principle of TDI is illustrated in Figure 6-1. The functional unit
of a focal plane array utilizing TDI is a linear subarray of N detectors aligned
in the direction of image motion as shown in the figure. The signals from the
detectors are input to a CCD shift register and shifted along the CCD in syn-
chronism with the target motion along the subarray so that the individual de-
tector signals are added in the register. The signal at the CCD output is in
the ideal case a factor of N larger than that from each detector, while the
rms output noise is increased by ^/N over that of an individual detector for the
photon noise limited case. The signal-to-noise ratio (SNR) is consequently
increased by the factor ^/N, with no increase in bandwidth, over that of an
individual detector element.
Image
\
Velocity
Subarray ^" -^ w ...
-
CCD Register
Figure 6-1. Time Delay and Integration of Infrared Detector Signals
In this concept, several columns of N-element subarrays are fabricated
monolithically on one semiconductor chip (e. g. , InSb) to form a focal plane
array. A single large monolithic chip may satisfy some system requirements;
others may require the assembly of several such (identical) chips on the focal
plane depending on field of view (FOV) and other factors.
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A major feature of TDI processing is a resultant improvement in array
uniformity, which is a significant factor in infrared imaging. A basic dif-
ference between the visible and infrared spectral bands is the low scene
contrast in the latter. For example, in the 3- to 5-^m spectral band, the
scene contrast is approximately 3. 7% per degree centigrade for a 300°K
background. Since system requirements usually specify a distinguishable
temperature difference of <1°C, stringent uniformity specifications are
placed on the detector arrays. Since TDI averages (approximately) the re-
sponsiyity of the individual detectors in the subarray, the uniformity between
subarrays is improved.
TDI processing of InSb detector signals with background photon-limited
performance has been demonstrated using assemblies of photovoltaic InSb
detector arrays and silicon CCD chips mated to each other by means of an
advanced interconnection concept. The yN SNR improvement was shown to
be achievable in this development. The implementation of InSb CCD tech-
nology would enable fabrication of such focal planes in truly monolithic
format, without the need for hybrid interconnection techniques.
EXAMPLE TDI FOCAL PLANE UTILIZING InSb CCDs
An example focal plane design is discussed in this section which uses
InSb CCDs in a TDI configuration. The application selected for this example
is to perform infrared imaging in the 3. 6- to 4. 1-fa.m spectral interval (an
atmospheric "window)," Isuch as woxild'be requilred for"mapping"and"/o~r"fo~rerst
fire surveillance. A medium altitude, polar orbit is assumed such as
that of LANDSAT, formerly identified as the Earth Resources Technology
Satellite (ERTS). Scanning in the perpendicular-to-track direction is
used to obtain a 0. 2-radian cross-talk swath width and implement TDI.
Orbital and telescope parameters assumed are given in Table 6-1. A 90-(J.rad
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IFOV was selected (assumed square) which represents excellent resolution
in the infrared. (For comparison, the L.ANDSAT Multispectral Scanner
achieves Oi = 86 (Jtrad for the four short-wavelength spectral bands in this
instrument. )
Table 6-1. Example System Parameters
Altitude of Orbit
Orbital Period
Cross-track Swath Width
Instantaneous FOV (IFOV)
Telescope f-number
Entrance Aperture Diameter
Spectral Bandpass
Optics Transmittance
Scan Efficiency
H
Po
W±
a
f /no.
D
AX
TO
ks
925 km
1 03. 5 minutes
0. Z rad
90 M-rad
f /4
5 inches
3. 6 - 4. 1 urn
0. 6
0 .4
A 16-element TDI subarray was chosen for the calculations to follow.
This selection is not necessarily optimum but represents a good compromise
between the subarray detectivity (SNR) improvement of ^16 = 4 in the ideal
case, and the larger size and decreased yield associated with long CCD reg-
isters. Since the performance improvement is proportional to the square
root of subarray length, relatively small gains are achieved by using numbers
of detectors greater than about 30.
The focal plane organization is shown in Figure 6-2(a). Several chips
are used to build up a focal plane of size determined by the integration time,
sensitivity, and FOV desired. The organization assumed for each chip is
shown in Figure 6-2(b). Each chip contains 144 detectors, or nine TDI sub-
arrays of 16 elements each. The nine subarrays are aligned with the per-
pendicular-to-track direction and offset with respect to each other in the
parallel-to-track direction as shown in the figure. With this arrangement
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and particular dimensions assumed in this example, three chips arrayed in
the perpendicular-to-track direction [denoted as a group in Figure 6-2(a)]
are required to "fill in" the scan pattern and provide contiguous sampling in
the along-track direction. Several groups [three shown in Figure 6-2(a)]
may be added as required. These groups may be identical or may perform
different functions; for example, each group may be used to sample a dif-
ferent spectral band.
-^
Q 0 D
0 0 0
0 0 D
"*- Chip Separation
Group 1 Group 2 Group 3
Scan Motion
(TDI or
perpendicular-
to-track
direction)
(a) Focal Plane Organization
16-Element
TDI
Subarray
InSb CCD
Registers
Orbital
Motion
(parallel-
to-track
direction)
(b) Chip Organization
Figure 6-2. Example InSb CCD Focal Plane
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The configuration of each subarray is shown in Figure 6-3. For the
focal length and IFOV in Table 6-1, the detector size is 1. 8 mils square. The
detectors are laid out with pitch p = 2. 0 mils. The CCD register is tapered
to accommodate the accumulated charge and so as to maintain a relatively
constant fat zero in each bit of the CCD.
1. 8
II
2.0
32
Register
Figure 6-3. TDI Subarray Configuration
_ Using the system parameters-defined in-Table 6- 1, the number-of de- -
tectors required to achieve a given signal integration time.per sample may
be determined as follows. Since the satellite velocity with respect to the
earth's surface is 2irRe/Po, where Re is the radius of the earth = 6. 37 X
10^ km, the satellite moves forward an IFOV-&\ \ in t|| = Q!||HPo/2TTRe seconds.
For a swath width of Wj_ radians, the dwell time per IFOV for a single de-
tector is then tj} = t| |ttj_/Wj_ = a||aiHPo/2-rrRe"Wj_. Since square detectors
have been assumed here, tt||aj_ = tt . For multiple detectors in TDI then
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where
HH = number of detectors in the parallel-to-track. direction
nj_ = number of detectors in the perpendicular-to-track direction = 16
and where the scan efficiency, kg, has been introduced. If the detectors are
sampled ng samples per dwell time, then the integration time is
t!NT=
For the array assumed in Figure 6-3, ng = n^W/P — 1, where n^ = number of
CCD bits per detector = 1, and W is the detector width. This represents the
Nyquist minimum sampling rate; although this would give rise to some
aliasing resulting from inadequate along- scan spatial sampling, this choice
is sufficient for the example calculation carried out here. The determination
of sampling rate is addressed in detail when a specific system is designed,
and is usually selected to compromise between frequency response re-
quirements and the necessity to minimize telemetry rates in most cases.
The sampling rate may be increased by increasing the number of CCD bits
per detector. Substituting the parameters of Table 6-1 into equation 6-2
yields:
tINT = (2. 58 X 10- f e) n||nj_ (sec) (6-3)
In TDI, the CCD clock frequency is related to the integration time by
Using equations 6-3 and 6-4, the cases listed in Table 6-2 can be con-
sidered for the example system. Other factors being equal, the longest
possible integration time is desired. Case 3 is a reasonable compromise
between array size and ty^r,-.. The clock frequency is sufficiently high to
avoid a large dark current charge in the register, and the size of the focal
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plane is compatible with the imaging capability of the optics. The 27 TDI
subarrays of Case 3 correspond to the three CCD chips shown as Group 1 in
Figure 6-2(a) .
Table 6-2. Possible Configurations for Sample System
Case
1
2
3
4
Number of
TDI Subarrays
n!l
1
3
27
81
Total Number
of Detectors
16
48
4.32
1,296
tlNT
41 [JLS
124 |JLs
1 . 1 ms
3. 3 ms
*c
24 kHz
8 kHz
900 Hz
300 Hz
The performance of the focal plane of Case 3 may be estimated by con-
sideration of the noise sources and responsivity expected in the TDI subarray,
leading to calculation of detectivity (D*) and the noise equivalent temperature
difference (NEAT), which is the principal performance parameter of a ther-
mal imaging system. The parameters used in the calculation are shown in
Table 6-3.
Table 6-3. InSb Detector/CCD Parameters
Number of Detectors in TDI
Detector Area
Background Photon Flux
Quantum Efficiency
CCD Clock Frequency
CCD Bit Length
Bit Area (average)
Thin Oxide Capacitance
Clock Voltage
Dark Current
Interface State Density
Output Capacitance
Temperature
N
AD
QB
V
JD
NSS
cout
T
16
2. 1 x 10"5 cm2
8 X 1013 phot sec"1 cm"2
0.5
900 Hz
2 mils
9 X 10"5 cm2
4x 10'8 f cm"2
5 Y
0. 25 |xa cm"2
1012 cm'2 eV1
5 pF
80°K
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The background photon flux at the focal plane establishes the fat zero
charge in the CCD register as well as the photon noise contribution to the
device output noise. The array is assumed to be cold-shielded as is required
in most high-performance infrared sensors. The effective cold shielding
solid angle is dependent on the size of the focal plane array and the location
and configuration of the cold stop; for the purposes of this example, an effec-
tive f/2 solid angle •was assumed for the cold shield, which is representative
of what can be achieved in actual systems. For an ambient instrument and
scene temperature of 295°K, the background flux at the focal plane is calcu-
lated using:
Q B =
QAX
,4.(f/no.
where Q^A ^ s ^e ra-diant photon emittance of the background in the bandwidth
AX, Q&\ - 1. 36 X 10 -* photons sec cm , and T is the transmittance of the
bandpass filter and other cooled optical elements over the focal plane — 0. 95.
Equation 6-5 then gives
QB = 8 X 1013 photons sec'1 cm'2
The integrated number of background charges per detector is
NB = r?QB AD Tc (6-6)
= 9. 32 xJO5 charges
The summed charge at the output of the CCD is then
NBT = N T ? Q B AD TC (6-7)
= 1. 5 X 107 charges
The CCD storage capacity is designed to maintain a relatively constant fat
zero in the tapered register. The well capacity per unit area is given by
2- = 1. 25 X 1012 charges cm'2 (6-8)
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Considering the last (16th) bit of the device, the required area of this bit is
then:
4NRT
(6 -9)
= 1. 6 X 10"4 cm2
where we have assumed a 30% fat zero level at the output and a storage
area = 1/4 Ag, where Ag is the total bit area. Here and throughout the cal-
culations, a two-phase, stepped-oxide CCD structure is considered with
1/2 -mil gate length, or total bit length of 2 mils. From equation 6-9 the re-
quired width of the last bit is 12 mils. The CCD is tapered to 2 mils at the
first bit (n = 1).
Next, the charge due to dark current is considered. The dark charge
generated in each detector is given by
JD AD T
ND = D e° (6-10)
where JJQ is the dark current density. Dark current densities have been
determined experimentally from measurements of storage time in InSb MIS
samples. The storage time is proportional to the quantity of stored charge
and inversely related to the average dark current, i. e. ,
C A V
Jg Jg
(6-11)
For witness devices from the 8580 CCD wafers measured during this program,
with C0 = 3 X 10"8 f cm'2 and AV = 2 V, storage times of up to 500 msec
have been measured. From equation 6-11, then Jg — 0. 12 [o.a cm. For a
more conservative estimate, we take T,. = 250 msec, or !„ — 0.25 ixa cm" .
=> 6
Using this latter value in equation 6-10, the dark charge generated per de-
tector is ND = 3. 6 X 10 charges, and the total at the register output is
= 5. 8 X 10^ charges. This is less than 5% of the summed background
charge.
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The dark charge generated in the CCD may be determined similarly.
It is given approximately by
NJn AR
yielding NDT = 1. 25 X 10^ charges. This is about 8% of the total background
charge.
The predicted noise voltage spectrum may be calculated from the known
background and dark charge levels, the interface state density, and other
parameters. The noise spectral density of Si CCD devices has been exten-
sively studied, with particular regard to readout of infrared detectors with
these devices. The principal sources of noise in the 16-element TDI sub-
array considered here are expected to be: 1 ) photon noise in the infrared
background flux; 2) shot noise in the dark current; 3) fast interface state (FIS)
noise in the InSb CCD; and 4) 1 /f noise in the output circuit. -
Photon noise is due to the random emission rate of background photons
and determines the limiting noise for any infrared detector. When a detector
is limited by photon noise, it is said to be operating under background limited
infrared photodetector (BLIP) conditions. Photon noise is a Poisson process
so that the variance in the average number of carriers is that average num-
ber; i. e. , the variance in the background charge at the CCD output is:
Np2 = N T 7 Q B AD Tc (6-13)
The rms carrier fluctuation due to the infrared background is then, from the
result of equation 6-7, N^ = 3900 charges. Note that this is a large number
relative to the typical silicon CCD noise electron counts (~100), a result of
the large background flux present in the infrared and the TDI summing process.
^D.M. Erb and K. Nummedal, Proceedings of CCD Applications Conference,
NELC, San Diego, California, p. 157, September 1973.
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A number of noise sources become negligibly small compared to N , for
example, the noise of the reset output circuit
gives NO = 465 charges even for the large output capacitance used in this
example, CQut = 5 pF.
The noise spectral density is determined from the variance by
Vn2 (f) = 2e N 2 F(f ) G(f ) (6-15)
fcCout
where Vn(f) is the output noise voltage in volts/yHz, F( f ) a correlation func-
tion describing the correlation in the charge fluctuation, and G(f ) the transfer
function of the output integrator. For photon noise F(f) = 1, and assuming a
sample -hold circuit which holds the sampled signal for a time ~ T , equa-
tions 6-13 and 6-15 may be combined to give
sin
The result for the example design parameters is plotted in Figure 6-4. The
sin x/x rolloff as f—*fc is due to the inherent CCD sampling process.
Dark current, similar to the photon case, produces shot noise with
variance
T NJr, / AT
D ' f*fCic
The resulting spectrum of thermal generation noise V-p is shown in Figure 6-4.
Fast interface state noise is due to random filling and emptying of in-
Q
terface states as the charge packets transfer down the CCD register. This
source will be an important contribution to the InSb CCD noise because of
J.E. Carnes and W. F. Kosonocky, RCA Review 33, 327(1972) .
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the higher interface state densities currently characteristic of these devices
compared to silicon CCDs.
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Figure 6-4. Calculated Noise Spectral Density for Example Design
The variance due to FIS noise is given by
NFIS2 = 2£n2kTANssPNB
= 2. 8kTANssN
(6-18)
where k is Boltzmann's constant = 8. 62 X 10~5 eV/°K, A = 1 /2 CCD bit area,
Ngg = interface state density in states cm~ eV~ , P is the number of
phases = 2, and Ng the number of bits = N. In the case of FIS noise, the
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quantity of noise charge added to a given charge packet is highly correlated
with that in the preceding and following packets with correlation function
F( f ) = 2sin^ (-irfTc). From equations 6-18 and 6-15, one obtains
e i 17 r -. i /? n CVFIS =rc - (5.6kTAN s sNf c)1 / Z [l - cos (2TrfT c ) ] 1 / Z (6-19)
•""C^-OUt ^ T T I J - C '
For Ngg = 10 cm" eV and the other parameters as previously defined,
is plotted in Figure 6-4. The FIS noise is seen to peak at the Nyquist
frequency = f c / 2 and become negligibly small at lower frequencies.
A final noise source considered here is output amplifier 1 /f noise. A
reset output circuit fabricated on silicon chips mounted adjacent to the InSb
chips is assumed. An empirical fit to the observed 1 /f noise component on
existing Si reset outputs is given by
Vf = V0/Jt, V0 = 20 H^V ' (6 -20)
where Y£ is the output noise voltage in volts /^/Hz. This is plotted as a fourth
noise component in Figure 6-4.
The sum of the photon, thermal generation, FIS, and 1 /f noise com-
ponents is plotted as V r r - in Figure 6-4.
A figure-of-merit commonly used to characterize infrared detectors is
the detectivity (D*), a normalized signal/noise ratio defined by"
.1/2 V - 1 / 7 1
- cm (Hz)1^ watf1 (6 -21)
HdV 'nT
where Af is the equivalent noise bandwidth, Hj the rms signal irradiance,
and Vg and v'nrj- the detector rms signal and noise voltage in bandwidth Af,
respectively. For the present case, the cumulative D* of each signal channel
can be expressed as:
R. D. Hudson, Jr. , "Infrared System Engineering, " Wiley-Interscience,
New York, 1969.
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vnT(f) - '
where:
R^ = •' = single detector spectral responsivity, amps/watt
sin (irfTc)
Iz^f)! 2: (f C..^)'1 —. ,_ .— = CCD transfer function
• i> • \ C UUL' (TTlTc)
V -j-( f ) = total output noise spectral density at frequency f
A = wavelength, |j.m
he = 1. 99 x 10"23 joule-cm
Consider first the photon noise limit (BLIP) in the low frequency limit, for
A = 4 [Jim. Then from the above and equation 6-16:
R\ = 1. 61 amps/watt
|ZS(0)| - 2. 22 X 108 n
V (0) = 5. 83 X 10"6 V/yHz
giving a cumulative BLIP D*^ = 4. 5 X 1012 cm (Hz)1 /2 -watt"1. Because of
the other noise sources present in the device, D* is slightly lower than BLIP.
From Figure 6-4, D* peaks in midband, about 70 Hz, where Vn-j- = 6. 76 X
10"6 V//HZ giving
D* (4 (am, 70 Hz, TDI) = 3. 88 X 1012 cm (Hz)1 /2 watt"1 (6-23)
which is 85% of the cumulative BLIP limit for a detector quantum efficiency
of 77 = 0. 5. The increased performance of the TDI processing is seen by-
comparing this result with the BLIP limit for a single detector of similar
and ?7 under the same background conditions:
A / T7 \1/2
D*^ (BLIP, Single Detector) =— (^7^-) (6-24)
= 1. 12 X 1012 cm (Hz)1 /2 -watt"1
Comparing equation 6-23 to equation 6-24 shows a factor of 3. 5 sensi-
tivity improvement or close to the ideal ^16 = 4 improvement possible with
TDI.
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Finally, the noise equivalent temperature difference NEAT of the ex-
ample sensor may be calculated. The NEAT is defined as that value of scene
temperature difference that will generate a detector signal equal to the total
output noise voltage of the signal channel. It is given by:
4 (AdAf)!/2
NEAT = - -  - (6-25)
where:
Af = equivalent noise bandwidth of signal channel, Hz
W ( X ) = spectral emittance of extended area target, watts /cm (o.m
D*^(fQ) = spectral detectivity at frequency fQ
T a(X) = atmosphere transmittance
and the other parameters have been defined previously. For simplicity in
the example, averages over the spectral bandpass are used, resulting in:
4 (A d Af) 1 / 2
NEAT ^ , - - (6-26)
a2D2D*x (f0) T0(X) W'
where W' = J[dW(X)/dT] dX watts /cm2 °K, and where it has been assumed
T a(X) — 1. The equivalent noise bandwidth is found from the total noise
spectrum of Figure 6-4.
V2Af = == - (6-27)(fo)
where V2 is the total output noise and Vnx (fQ) is the noise spectral density
at frequency fQ. Taking VnT = 6. 76 X 10"6 V/v/Hz at fQ = 70 Hz, Af is found
to be 541 Hz. Then using
D*x(fQ) = 3. 74 X 1012 cm (Hz)1 /2 -watt"1
X = 3. 85 um, f0 = 70 Hz
and W* = 2. 75 X 10'6 w/cm2 °K for T = 295°K and a 3. 6- to 4. l-jim band-
width, equation 6-26 yields
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NEAT =
(9 X 10'5)2 (12. 7)2 (3. 74 X 1012) (0. 6) (2. 75 X 10"6)
= 0. 053 °K
This is an excellent NEAT and demonstrates the level of thermal imaging per-
formance that is predicted for future sensors using InSb CCDs for on-focal-
plane TDI.
Some assumptions have been made to simplify the mathematical com-
plexity of the calculations used in this section, but the assumptions do not
significantly affect the magnitude of the results. First, noise folding has not
been incorporated in the noise spectra, which increases the total noise for
frequencies near fc. Second, the effects of transfer inefficiency have been
fVi
neglected. Charge from the i detector undergoes 2i transfers to reach the
register output, so that the relative responsivity of the i detector is R: =
(i - c) l where e is the inefficiency per transfer. Calculations in Section 5
showed that € ^ 0. 01 is anticipated for 0. 5-mil gates at a 5-kHz clock f re-
quency, assuming the present interface conditions; at 900 Hz, € would be
lower. Using € = 0. 01, the cumulative responsivity of a subarray with i = 16
would be 0. 85 of the ideal responsivity. NEAT would, therefore, be increased
to about 0. 06°K, assuming no change in the output noise of the device.
Incorporation of inefficiency effects in the noise and responsivity for-
mulation is planned in future efforts. Another effect of transfer inefficiency
is to give rise to inter-element crosstalk within each subarray. For the
configuration considered in this example, the principal crosstalk term will be
proportional to 6. It can be shown that by increasing the number of CCD bits
per detector to two, crosstalk is substantially reduced, with the principal
crosstalk term proportional to c .
The example focal plane discussed in this section has shown the poten-
tial utility of InSb CCDs in a TDI application. These calculations indicate
that cumulative detectivities in the 10 cm (Hz) ' watt" range and NEATs
< 0. 1°C are attainable with the InSb CCD technology.
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Section 7
C O N C L U S I O N S
An InSb charge-coupled device has been successfully developed in this
program. The demonstration of charge-coupling in InSb represents an im-
portant advance in the technology of this narrow-bandgap semiconductor
material. This development offers the potential of a future generation of 1 -
to 5-(J.m charge-coupled infrared imaging devices (CCIRIDs), wherein infra-
red detectors and CCD signal processing circuits are fabricated monolithic ally
on the same InSb semiconductor chip.
Based on the results of this contract effort, the following conclusions
may be made:
1. A process technology has been developed for fabricating the re-
quired multilayer metal-insulator structure on an InSb substrate
to achieve a CCD device.
2. Multilayer MIS structures with up to seven metal-insulator levels,
plus diffusions, have been achieved. Overlapping gate CCDs have
been successfully processed which require step coverage over
two buried metallizations as well as compound steps.
3. Critical metallization line widths of 1 mil with comparable spacing
have been demonstrated on the 8580 CCD devices. Line widths
and spacings of 0. 5 mil and 0. 25 mil, respectively, have been
processed on the 8582 CCD mask.
4. MOSFETs fabricated in InSb as test devices have shown field-effect
mobilities comparable to silicon MOS devices, ranging from 150 to
300 cm V sec" for the SiOx insulator used in the present CCD
structures.
5. Four-phase, overlapping-gate CCDs (8580 mask) with sixteen
transfer gates (four bits) have been operated as shift registers
with correctly delayed signals observed at the output.
6. Transfer efficiency of the 8580 CCDs has been measured to be
approximately 85% to 90% per transfer at a 5-kHz clock frequency.
This inefficiency is ascribed to the interface state density char-
acteristic of the present devices (~10 cm eV ) and long gate
lengths on the 8580 mask design. Calculations indicate that, for
the same interface conditions, transfer efficiencies of 0. 99 or
higher should be attainable on future devices with 0. 5-mil gates.
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7. An example focal plane design utilizing InSb CCDs in a 3. 6- to
4. 1-fim earth remote-sensing application illustrated the potential
performance of these devices in a time delay and integration
mode. A noise equivalent temperature of better than 0. 1°C was
calculated for the example design, indicative of the high perform-
ance predicted.
With continued development, InSb CCDs will provide an optimal solution
to several types of 1 - to 5-|J.m detection problems, particularly where high
SNRs, maximum array uniformity, and low weight and power per signal
channel are required —all typical requirements for NASA payloads.
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